Learn about Webel's comprehensive SysMLv2 Workshop Seminar course!
Webel now has a SysMLv2 Online Self-Study course with self-test Quizzes!
Learn about the Webel Q&A     online self-testing system for SysML v2/v1
Learn about the Webel SysMLv2 Ports audio mixer case study course module!

SysPhS-1.1 vs Modelica: On export the SysPhS signal flow Port types are flattened to remove the FlowProperty (rSig, iSig, or bSig). In the exported Modelica code you'll only ever see the Port names.

Icon class
icon_class
far fa-sticky-note
icon_class_computed
far fa-sticky-note
Note kind
TIP
Policy level
INFORMATIVE
UML keywords
Port
SysMLv1.x keywords
"standard" Port
SysPhS Keywords
RealSignalInElement
RealSignalOutElement
IntegerSignalInElement
IntegerSignalOutElement
BooleanSignalInElement
BooleanSignalOutElement
RealSignalInElement::rSig
RealSignalOutElement::rSig
BooleanSignalInElement::bSig
BooleanSignalOutElement::bSig
IntegerSignalInElement::iSig
IntegerSignalOutElement::iSig
Keywords
Relates to
BDD & STM: Control
BDD & STM: HeaterControl
Related notes
Related notes (backlinks)
Related snippets (extracts)
Visit also
Visit also (backlinks)