Learn about Webel IT's new SysMLv2/MBSE Workshop Seminar course!

VIDEO: The Webel SysMLv2/MBSE course has landed! Take a quick tour!

signal processing

Video: Maths & Music fun: True FM vs Pseudo FM and fully time-dependent "FT". Analysis in Wolfram Mathematica and implementation of Pseudo FM/FT in the Audulus node-based digital synth.

Keywords

Video style

Format: 4K + SOUND, narrated, annotated, duration 24 mins.

The main Audulus synth patch sound exploration starts at 12:30 after some narrated theory and analysis in Wolfram Mathematica (which is worth listening to if you wish to know exactly what the patch does and does not do).

Read more about Video: Maths & Music fun: True FM vs Pseudo FM and fully time-dependent "FT". Analysis in Wolfram Mathematica and implementation of Pseudo FM/FT in the Audulus node-based digital synth.

Video: Maths & Music fun: Shepard-Risset continuous "ever rising" tones in the Audulus node-based digital modular synth

Keywords

Video style

Shepard-Risset continuous "ever rising" tones in the Audulus node-based digital modular synth/

Format: 4K + SOUND, duration 14 mins. The main synth sound exploration starts at 01:00.

Has up to four "octave" oscillators per Risset tone generator group, and two Risset tone generator groups can be combined with a phase shift to make even more interesting sounds. This video only shows the top-level control patch and explores sounds under the various controls and settings (the sub-patch machinery is not shown here).

Read more about Video: Maths & Music fun: Shepard-Risset continuous "ever rising" tones in the Audulus node-based digital modular synth

Webel: SysML: Heard of "follow the money"? In MBSE we "follow the flows"! Identify requests, data packets, messages, signals early on and use ItemFlow as often as you can wherever you can! Adopt a signal processing mindset throughout (systems thinking).

Webel: SysML/UML: Dr Darren explains HOWTO use concise 'i'/'o' (input/output) Pin and Parameter naming conventions to promote a signal processing mindset in Activity Diagrams. And HOWTO get them compact.

Video: The PLAYlogo synthesised light-sound circles

Keywords

Video style

Dedicated to chromæsthesia, the PLAY logo created with sound and visuals synthesis can be both seen and heard simultaneously.

PLAY was originally the name of an electro band in Hamburg, Germany, in the 1990s.

Read more about Video: The PLAYlogo synthesised light-sound circles

MultiDomainControl

Gallery

Tutorial

TRAIL: SysML+SysPhS vs Modelica By Example in MagicDraw/Cameo SysML [tested with the Wolfram SystemsModeler for Modelica]

Section

07. Components [MOST]

Slide kind

hybrid diagram

SysML Block Definition Diagram (BDD)

SysML Parametric Diagram

NewtonCoolingWithBlocks

Gallery

Tutorial

TRAIL: SysML+SysPhS vs Modelica By Example in MagicDraw/Cameo SysML [tested with the Wolfram SystemsModeler for Modelica]

Section

07. Components [MOST]

Slide kind

hybrid diagram

SysML Block Definition Diagram (BDD)

SysML Internal Block Diagram (IBD)

Block Diagram Components - S0 - DISO

Gallery

Tutorial

TRAIL: SysML+SysPhS vs Modelica By Example in MagicDraw/Cameo SysML [tested with the Wolfram SystemsModeler for Modelica]

Section

07. Components [MOST]

Slide kind

hybrid diagram

SysML Block Definition Diagram (BDD)

SysML Parametric Diagram

Block Diagram Components - SO - SISO

Gallery

Tutorial

TRAIL: SysML+SysPhS vs Modelica By Example in MagicDraw/Cameo SysML [tested with the Wolfram SystemsModeler for Modelica]

Section

07. Components [MOST]

Slide kind

hybrid diagram

SysML Block Definition Diagram (BDD)

SysML Parametric Diagram

Naming: If SISO is 'Single Input Single Output' then 'Double Input Single Output (DISO)' is more consistent than 'Two Input Single Output (TISO)', otherwise you'd have to have a 'One Input Single Input (OISO)' for consistency. But who ever says OISO?

Block Connectors

Gallery

Tutorial

TRAIL: SysML+SysPhS vs Modelica By Example in MagicDraw/Cameo SysML [tested with the Wolfram SystemsModeler for Modelica]

Section

06. Connectors

Slide kind

hybrid diagram

SysML Block Definition Diagram (BDD)

SysML Internal Block Diagram (IBD)

TRAIL: SysML+SysPhS vs Modelica By Example in MagicDraw/Cameo SysML [tested with the Wolfram SystemsModeler for Modelica]

Jump to first slide

Simple First Order System - FirstOrder

Sections

01. Basic Equations

02. Discrete Behavior

03. Vectors and Arrays [NOT COVERED]

04. Functions [NOT COVERED]

05. Packages [NOT COVERED]

06. Connectors

07. Components [MOST]

08. Subsystems [TODO]

09. Architectures [TODO]

Figure 52 through Figure 57 show parametric diagrams for the source, amplifier, high-pass fil[t]er, low-pass filter, mixer, and sink, respectively.

Source

SysPhS-1.1

Binding connectors link constraint parameters to simulation variables and constants, indicating their values must be the same.

Source

SysPhS-1.1

Component parametric diagrams show properties typed by constraint blocks (constraint properties), as well as component and port simulation variables and constants.

Source

SysPhS-1.1

Equations in constraint blocks are applied to components using binding connectors in component parametric diagrams.

Source

SysPhS-1.1

The source constraint specifies a sine wave signal with the parameter amp as its amplitude. The sink constraint displays (scopes) the output signal from the signal processor.

Source

SysPhS-1.1

The mixer constraint specifies the relationship between its one output and the two inputs that come from the low-pass and high-pass filters. The constraint defines the output to be the average of the inputs.

Source

SysPhS-1.1

The amplifier changes the signal strength by a factor gain, the low-pass filter eliminates the high-frequency components of the incoming signal, and the high-pass filter eliminates the low-frequency components of the signal.

Source

SysPhS-1.1

The amplifier, low-pass fil[t]er, and high-pass filter constraints show the input-output relationship of these components as the signal passes through them.

Source

SysPhS-1.1

In this example, a constraint block BinarySignalComponentConstraint defines the parameters for one input (ip) and one output (op), common to amplifiers, low-pass filters, and high-pass filters, as shown in Figure 51.

Source

SysPhS-1.1

Equations define mathematical relationships between the values of numeric variables. Equations in SysML, are constraints in constraint blocks that use properties of the blocks (parameters) as variables.

Source

SysPhS-1.1

The xi and scope properties have the PhSVariable stereotype applied, specifying that their values might vary during simulation.

Source

SysPhS-1.1

The amp, alpha and g properties have the PhSConstant stereotype applied, specifying that their values are constant during each simulation run.

Source

SysPhS-1.1

The amplifier, filters (high-pass and low-pass), signal source, and signal sink have properties g, alpha and xi, amp, and scope, respectively.

Source

SysPhS-1.1

This value type has no unit, reflecting that the signals are not measurements of physical quantities and do not follow conservation laws.

Source

SysPhS-1.1

In this example, ports are typed by RealSignalOutElement and RealSignalInElement from the signal flow library ... which both have a flow property rSig typed by Real, from SysML, as shown in Figure 49.

Source

SysPhS-1.1

Signals flowing in and out of components are modeled by ports typed by interface blocks that have flow properties typed by numbers.

Source

SysPhS-1.1

Each kind of component has its own behaviors, defined as constraints ...

Source

SysPhS-1.1

Signal flow is the movement of numbers between system components. These numbers might reflect physical quantities or not. In this example, they do not ...

Source

SysPhS-1.1

Mixers have inputs u1 and u2, and an output y.

Source

SysPhS-1.1

In Figure 50, amplifiers, low-pass filters, and high-pass filters, each have an input and an output. Since they are similar in this sense, a generalized TwoPinSignalComponent component has an input u and an output y.

Source

SysPhS-1.1

The input for SignalSink is named u and is typed by RealSignalInElement, also from the library. The signal processor has an input and output, transforming the signal from the source and passing it to the sink.

Source

SysPhS-1.1

The output for SignalSource is named y and is typed by RealSignalOutElement, from the signal flow library ...

Source

SysPhS-1.1

Figure 49-Figure 50 show block definitions for components of TestBed and SignalProcessor in Figure 47 and Figure 48, respectively.

Source

SysPhS-1.1

Figure 47 shows an initial value for source amplitude amp, while Figure 48 shows initial values for amplifier signal gain g and filtering properties xi and alpha ...

Source

SysPhS-1.1

SysML initial values specify property values for components used in internal block diagrams.

Source

SysPhS-1.1

Figure 48 connects the signal processor input to an amplifier, the output of the amplifier to a high-pass filter in parallel with a low-pass filter, the outputs of the filters to a mixer, and the output of the mixer to the signal processor output.

Source

SysPhS-1.1

Figure 47 connects a signal source to a signal processor, which it connects to a signal sink that displays the output.

Source

SysPhS-1.1

Signals pass through ports in the direction shown by the arrows. Item flows on connectors indicate that the signals are real numbers.

Source

SysPhS-1.1

Part properties, typed by blocks ... represent the components of the system. They are connected through ports .. which represent signal outputs and inputs ...

Source

SysPhS-1.1

Figure 47 and Figure 48 show the internal structure of blocks TestBed and SignalProcessor, respectively

Source

SysPhS-1.1

Export to Modelica and execution of the SysML/SysPhS block TestBed for SignalProcessing

Gallery

Tutorial

TRAIL: SysPhS-1.1 Annex A examples in MagicDraw/Cameo SysML vs Modelica (Wolfram SystemsModeler)

Section

Annex A.3: Signal Processor

Slide kind

plot

A.3.2 System being modeled The signal processor and its testbed have a wave generator, an amplifier, high-pass and low-pass frequency filters, a mixer, and a signal sink, see Figure 46.

Source

SysPhS-1.1

Figure 46: Signal processor example (MOCKUP)

Gallery

Tutorial

TRAIL: SysPhS-1.1 Annex A examples in MagicDraw/Cameo SysML vs Modelica (Wolfram SystemsModeler)

Section

Annex A.3: Signal Processor

Slide kind

drawing

lumped element model

signal processing diagram

Annex A.5: Humidifier (with Units)

TRAIL: SysPhS-1.1 Annex A examples in MagicDraw/Cameo SysML vs Modelica (Wolfram SystemsModeler)

Slides in this section

If you want to navigate the entire section including the additional explanatory text click on the title link of the first slide to view the full slide page, then use the next links to move through the slide pages. If you just want to view the slide images only in sequence, click on any slide to view it larger in a viewer, then click again to move through each slide in this tutorial trail section.

Figure 64: Total humidifier system example (MOCKUP)

Figure 65: Internal structure of the total humidifier system - black box vs details

REFERENCE: A.5 Humidifier: Webel: ValueTypes and Units

REFERENCE: A.5 Humidifier: Webel: Block overview

BDD & IBD: HumidifierSystem

BDD & IBD: HumidifiedRoom

BDD & PD: VolumeConversion

BDD & PD: SaturationVaporPressure

BDD & IBD: RelativeHumidity

BDD & PD: RelativeHumidityCalculation

BDD & PD: HumidityBalance

BDD & PD: VaporPressureCalculation

BDD & PD: PercentageConversion

BDD & IBD: Humidifier

BDD & PD: WaterTank

BDD & STM: UsageScenario

BDD & STM: Control

BDD & STM: HeaterControl

BDD & IBD: VaporGenerationPlant

BDD & PD: Radiation

BDD & PD: VaporGenerationPlantCalculation

BDD & IBD: Heating

BDD & PD: TemperatureIncrease

BDD & PD: HeatingCalculation

BDD & IBD: Evaporation

BDD & PD: EvaporationCalculation

BDD & PD: EvaporationCalculation2

Export to Modelica and execution of the SysML/SysPhS block HumidifierSystem_S1

A.5 Humidifier: Scenario block overview BDDs: 96 to 102

A.5 Humidifier: Value property defaults table

TRAIL: SysPhS-1.1 Annex A examples in MagicDraw/Cameo SysML vs Modelica (Wolfram SystemsModeler)

Jump to first slide

Figure 37: Electric circuit example (MOCKUP)

Sections

Annex A.2: Electric Circuit

Annex A.3: Signal Processor

Annex A.4: Hydraulics

Annex A.5: Humidifier (with Units)

Annex A.6: Cruise Control System [TODO]

Figure 30: Elements for signal flow

Gallery

Tutorial

TRAIL: SysPhS-1.1 specification body figures in MagicDraw/Cameo SysML vs Modelica [using Wolfram SystemsModeler]

Section

Slide kind

SysML Package Diagram

TRAIL: SysPhS-1.1 specification body figures in MagicDraw/Cameo SysML vs Modelica [using Wolfram SystemsModeler]

Jump to first slide

Figure 1: Simulation stereotypes

Sections

Webel Best Practice: SysML/SysPhS: DO NOT use overlapping Connector lines from/to one Port (can be misunderstood as "summed" flow and/or physical node/fork/junction).

SysML: Electronics: When modelling electronics systems you should to decide and make clear (with ItemFlow and/or Stereotypes) whether you are modelling signals (information, does not care about GND) or a physical design with voltage (needs GND)

ARCHIVAL: Video: The PLAYlogo synthesised light-sound circles (Pure Data + GEM)

Keywords

Video style

This version created using patch-based synthesis with PureData+GEM from around 2008 is now obsolete. For the latest version please visit: Video: The PLAYlogo synthesised light-sound circles

Pure Data zone (patch-based synthesis) [ARCHIVAL]

ARCHIVAL (2008): This content is now considered historical only!

Keywords

Keywords

Pure Data

PD

GEM

synthesis

visuals

sound synthesis

patch-based

visual programming

signal processing

From http://puredata.info/:
Pure Data (or just Pd) is an open source visual programming language for multimedia.

Gallery: PureData+GEM example: The PLAY logo animation: synchronised video and audio synthesis

In this Webel mini-tutorial trail for PureData synthesis you'll find some snapshots of patches used to create the "sound circles" animated logo for the PLAYlogo music/art projects. Each circle (created with PureData/GEM) corresponds to an evolving oscillator frequency with evolving amplitude and pan.

Slides in this gallery

Click on any slide to view it larger in a viewer, click again to move through each slide in the gallery. Click on the title link of a slide to view the full slide page.

PLAY logo: LCircle.pd

PLAY logo: SoundCircles.pd

PLAY logo: StereoEnv~.pd

PLAYlogo.pd: synthesised PLAY logo together with top-level Puredata patch

PLAYlogo.pd: top-level control patch

PLAYlogo: DiscCircle.pd as workaround for bad aliasing

PLAYlogo: ExpCircleWav.pd

PLAYlogo: FanEnv~.pd

PLAYlogo: PanPong~.pd

PLAYlogo: RingCycle~.pd

PLAYtext.pd

Subscribe to signal processing